Ferranti Pegasus, Perseus and Sirius

Instruction sets and instruction times

Pegasus	page 2	

Perseus page 5

Sirius page 9

Ferranti Pegasus

Instruction Set

Arrangement of a typical 19-bit order

7 bits	3 bits	6 bits	3 bits
Ν	X	F	М
Address or constant	accumulator	op-code	modifier (index register)

Two 19-bit orders are fitted in to one 39-bit Pegasus word. The most significant bit is called the Stop/Go digit. When a program is assembled, the system normally sets the digit to 1. If during execution of the program the digit is found to be zero, then the computer stops.

Address map for the Pegasus fast store.

decin	nal a	ddr.	program notation	description	
0	->	7	0 -> 7	accumulators, X0 – X7. (X0 is always zero).	
8	->	14	-	(unassigned: always contain zero)	
15			15	handswitches (20 bits)	
16			16	input/output (5 bits, checked)	
17			17	input/output (5 bits, unchecked)	
18	->	31	-	(unassigned: always contain zero)	
32			32	constant (-1.0)	
33			33	constant (1/2)	
34			34	constant (2 1-10)	
35			35	constant (2 1-13)	
36	->	63	-	(unassigned: always contain zero)	
64	-> `	111	0.0 -> 5.7	48 words for program/data, as six block of 8 words each.	
112	-> `	127	-	(unassigned: always contain zero).	

Computing store addresses 64 to 111 in the Table are identified in the form *Block.Position*, running from 0.0 through to 5.7. The eight accumulators, denoted as X0 - X7, can be used either for computation or for address-modification and loop-counting. X0 is always zero. Accumulators X6 and X7 act as a double-length pair *p*,*q* during certain multiply, divide, and shift instructions.

Notation used in Instruction Set

- N First address in order
- X Accumulator
- x, x' Word in X, before and after execution
- *n*, *n*' Word in location of address N, before and after execution
 - c Counter
- (pq) Contents of registers 6 and 7
- OV'R Overflow indicator

Pegasus instruction set.

The following tables refer to Pegasus 1. See Pegasus Programing Manual for Pegasus 2 additions.

00 01 02 03 04 05 06 07	x' = n (n is contents of an addr) x' = x + n x' = -n x' = x - n x' = n - x x' = x & n x' = x XOR n	40 41 42 43 44 45 46 47	$ \begin{array}{ll} x' = c & (c \ is \ an \ 8-bit \ signed \ number \ (literal)). \\ x' = x + c & \\ x' = -c & \\ x' = x - c & \\ x' = c - x & \\ x' = c - x & \\ x' = x \ \& c & \\ x' = x \ XOR \ c & \end{array} $
10 11 12 13 14 15 16 17	n' = x n' = n + x n' = -x n' = n - x n' = x - n n' = n & x n' = n XOR x	50 51 52 53 54 55 56 57	$x' = 2^{N}x$ arithmetic shift $x' = 2^{-N}x$ rounded shift Shift x up N places (logical shift) Shift x down N places (logical shift) (pq)' = $2^{N}(pq)$ (pq)' = 2^{-N} (pq) unrounded (pq)' = 2^{μ} (pq); $x' = x - 2^{-38}\mu$; normalise
20 21 22 23 24 25 26 27	Multiply: $(pq)' = n.x$ Multiply and round-off in X6: $p' = (n.x)_r$ Multiply and add: $(pq)' =$ n.x + (pq) Justify (nq) Divide, unrounded: $q' =$ (xq)/n. p' = remainder Divide, rounded: $q' = [(xq)/n]_r$ p' = remainder Divide, rounded, $q' = [x/n]_r$	60 61 62 63 64 65 66 67	Jump if $x = 0$ Jump if $x \neq 0$ Jump if $x \ge 0$ Jump if $x < 0$ Jump if overflow clear Jump if overflow set, and clear Unit-modify: increment modifier & jump if $x_p \neq 0$. Unit-count: decrement counter & jump if $\neq 0$.
30 31 32 33 34 35 36 37	Unallocated	70 71 72 73 74 75 76 77	Single-word read from main (drum) store to X1. Single-word write to main (drum) store from X1. Block read from main (drum) store Block write to main (drum) store Select input/output device (external switching).

Instruction Timing

Timings are measured in word-times or *beats*, the time for a word to pass a given point in the (serial) computer, A beat is $42 \times 3 = 126$ microseconds.

Normal execution of an order pair takes 5 beats as follows:

Order-pair to Order Register	1 beat
a-order executed	2 beats
b-order executed	2 beats

Extra time is needed by some orders as in the table:

Order	Extra beats
Groups 0,1,4	None
20, 21	13
22	14
23	None
24 - 26	41
50, 51, 53 - 55	N number of places shifted
52	If N<25 then N; if N>24 then N-25
56	m+2 where m is number of places shifted
70 - 73	See programming manual
74	None
76	8

Peripheral timing

The paper tape readers operate at 200 characters per second. The computer is held-up and waits if an attempt is made to read from a tape reader within 5mS of the previous read operation.

The paper tape punch operates at 30 characters per second. The computer is held-up and waits if an attempt is made to write to the tape punch within 33mS of a previous write operation.

The teleprinter operates autonomously at 7 characters per second.

The Ferranti Perseus Data Processing System

Instruction set

In 1959, this was known as the "Order Code" of Perseus. A Perseus word is 72 bits long and is capable of holding three orders

Arrangement of a typical order

1	6 bits	5 bits	3 bits	6 bits	3 bits
Stop/go	В	Р	S	F	M
digit			$\underbrace{}$		
-	N		R I		

Notation

- *N* First address in order
- X Mixed radix accumulator
- Y Binary accumulator
- *B* Block in the the computing store $\supset B.P-R$ defines
- *P* position of word in block
- *R* Position of order in word
- L Link digit
- S Selector
- *H* Shunting quarter block
- V Block of buffer store
- B.T Quarter block of main store
- x, x' Word in X, before and after execution
- y, y' Word in Y, before and after execution
- n, n' Word in location of address N, before and after execution
- m, m' Modifier, before and after execution
 - c, c' Counter, before and after execution
 - d Contents of punched card
 - b.t Contents of quarter block of computing store
 - v, v' Contents of buffer store, before and after execution
 - *a* Contents of multiplier register (18)
- (pq) Contents of registers 16 and 17 (24 decimal digit capacity)
- OV'R Overflow indicator

a particular

order.

The Order Code

In the tables below, the digits in the left column are the function digits, read as two octal digits, and occupying the F bits of an order. Each table represents one "group" of instructions

00	n'=x	40	m' = B.P-R	for setting modifier
01	x' = n (complementing)	41	m' = m + B.P-R	for changing modifier
02	x' = x + n	42	c' = N	for setting counter
03	x' = x - n	43	c' = c + N	for counting
04	x' = x (sign and modulus)	44	s' = B.P	for setting selectors
05	x' = B.P	45	$(pq)' = n \ \hat{a}$	multiplication (24 decimal
06	x' = x + B.P			digits accuracy)
07	-	46	(pq)' = (pq) + n	<i>a</i> cumulative multiplication
		47	Form $(pq)/n$	division (from 24 decimal
				digits dividend, if required)
10	<i>n'</i> -v			
11	n = y y' = n	50	Arithmetical sh	uff of x, N characters up
12	y' = y + n	51	Arithmetical sh	hift of x, N characters down
13	y' = y - n y' = y - n y' = y - n	52	Logical shift of	y, N characters up
14	y' = y & n the shift	55 54	Logical shift of	y, N characters down
15	y' = N will be	55	Logical shift of	f_{y} , N bits down
16	y' = y + N in the	55	Double length	arithmetical shift N characters
17	n' = 0 reverse directio	50		antimetical sint, iv characters
	n.	57	Double length	arithmetical shift. N characters
		0.	down	······································
	(L		
20	$\int (r - 0)$	60	b' - v	transfers between computing
20		<i>C</i> 1	v' = k	
21		61 62	$v = b$ $b' = w \cdot w' = b$	store and buffer store
22	$\begin{array}{c c} \text{Jump to } B.P-R \\ x & 0 \\ x$	62	D = V, V = D	J for magnetic tapes
23	(storing the if) $x < 0$	63	$(D.t)^{r} = d$	from buffer store to computing store
24 25	$\begin{array}{c c} m & y = 0 \\ \hline & y = 1 \\ \end{array}$	64	(b.t)' = h	shunting of quarter blocks
25	L = 1) $y = 0$	65	h' = (b.t)	between computing store
26		66	(b.t)' = h; h' =	(b.t) and buffer store
27	y = 0	67	Jump to B.P-R	R, obey that order and return
			-	
20		7	0 Read next bl	lock of tane
3U 21	Lower to OV/D1 and Clear	7	Write on nex	st block of tape
31 22	$\begin{array}{c} \text{Jump to} \\ \text{D} \ \text{D} \ \text{D} \\ \text{D} \ \text{D} \ \text{D} \\ \text{D} \\ \text{D} \ \text{D} \\ D$	7	2 Step back or	a block on tape
32 22	B.P-R $OV R2$ clear and clear	7	2 Step back of 3 Step back or	he block and write on tape
33	$\left(\begin{array}{c} \text{storing} \\ storin$	7	A Seerah for h	look a on tang
34	the $m = 0$	-	4 Search for b	lock c on tape
35	link if $m^{-1} = 0$	-	5 Kewind tape)
36	L = 1) $c = 0$	-	Step back or	ne block on tape
37	$\int c' = c - 1$	7	Stop; on rest	tarting jump tp <i>B.P-R</i>

The operation of all the orders is described in detail with examples of their use in the "Ferranti Perseus Computer Programming Manual". A few highlights are mentioned here.

The Stop/Go bit is normally set to value 1 when the order is created. If the machine attempts to execute an order with a zero Stop/Go bit, then the machine halts immediately and a warning lamp is lit on the control panel. The purpose is to guard against a program erroneously jumping into data. The bit is also used to force entry to the Initial Orders for monitoring puposes.

The B.P bits normally represent an address of a word in the computing store, i.e. an operand address. If a particular order in a word is to be addressed, as in Jump instructions, then the two R bits specify which order of the three held in a word. In Jump instructions the L bit if set forces a link to be placed in the Link Register, which is jump back to the instruction following the Jump instruction which placed the link. Thus returning from a sub-routine is simply effected by jumping to the Link Register.

In many arithmetic orders, the S bits specify one of the eight qualifiers (including zero). The qualifier specified contains the Selector, the definition of the field to be selected in the current operand.

Most orders can be modified (index register) by using the M bits to specify one of the qualifiers. The qualifier specified contains a modifier which is added to the current operand address before the operand is fetched from the computing store. Similarly, counters can be kept in qualifiers.

Both multiplication and division is provided in hardware in the Mixed Radix Accumulator, the X-register. A "Halving and Doubling" algorithm is used which simplifies the process in the mixed radix environment. The processes are autonomous, that is, once the operation has started, the computer can get on with other orders provided those do not refer to the Mixed Radix Accumulator. If a reference is made to that Accumulator during the processing time, then the referring instruction is held-up and waits until the long operation is complete

Instruction Timing.

The timing of programs is quite difficult because of the way words are arranged in the computing store, and the fact that three orders are held in one word. Blocks 0 to 4 of the computing store are made up from single-word nickel delay lines, which take one word time ($78 \ge 234$ microseconds) to circulate. Blocks 5 to 31 are made up from 16-word nickel delay lines with a circulation time of 1872 microseconds. The addresses of words in the long lines are scrambled, so that for program instructions arranged sequentially the next word of three orders is ready to read out when the last of the previous triplet has been executed.

One word time is required to read a triplet of orders out of the computing store and into the internal Order Register (OR) of the machine. Once in the OR, the three orders are executed sequentially (assuming there is no jump away from the sequence) with no additional reference to the computing store for orders. If the triplet has to be read from Blocks 5 to 31 of the computing store, and the orderly sequence has been disrupted by a jump or a long order, then the machine may have to wait several word times before the triplet can be read.

The time to access an operand from Blocks 0 to 4 is one word time, and from Blocks 5 to 31 there may be a 15-word waiting time. It is therefore conventional to store data in blocks 0 to 4 and program in blocks 5 to 31.

Orders	Word times
00 - 44	1
45 - 46	1 and then autonomous working. The time to complete a multiplication is
	approximately 3.3 word-times per significant digit in register 18
47	1 and then autonomous working. The time to complete a division is approximately
	4(a''+1) + 3n'' word-times where a'' is the number of significant digits in the
	double-length dividend and n" is the number of significant digits in the divisor
50 - 51	(N+1) for a shift of N places
52 - 55	N for N places, but 1 for zero places
56 - 57	(N+2) for N places, but 1 for zero places
60 - 62	32
63 - 66	8 for blocks 0 to 4, 16 for blocks 5 to 31
67	1
70 - 71	1 then autonomous. Time to transfer a block to or from tape is about 75 mS
72 - 73	1 then autonomous. Time to step back and repeat is about 150 mS
74	1 then autonomous. Time to seek is about 75mS per block passed
75	1 then autonomous. Time to rewind a 3000 ft reel about 4 minutes
76	1 then autonomous. Time to step back one block is about 75 mS

Assuming that the operand is in blocks 0 to 4, the time for execution of the orders is as follows:

Both tape readers operate at a maximum speed of 200 characters per second. It therefore takes 5mS to advance the tape after a read operation. If another read operation is attempted within that time then it is held-up and waits until the tape has advanced to the new character.

The control desk teleprinter operates at a maximum of 7 characters per second. It takes one word time to transfer a character to the teleprinter. If an attempt is made to send another character within 143 mS, then the computer is held-up waiting for the previous character to be printed.

The card readers operate at 300 cards per minute. Attempting to transfer from the card buffer within 200 mS since the last transfer will cause the computer to hold-up and wait for the buffer to be refilled.

The Samastronic Printer

The printer is off-line from the computer so does not affect computing speed. The printer has a repertoire of 50 symbols, printing in 140 columns at 10 columns per inch. Vertical pitch is 6 or 8 lines per inch. Normal printing speed is 300 lines per minute. Maximum paper width is 18 inches, but there are two paper carriages so that two independent webs of paper can be printed on. Apart from the flexibility of laying-out the print positions on the magnetci tape blocks, a comprehensive set of plugboards was provided on the printer to route character positions to any print positions, and to provide stock phrases triggered by single magnetic tape characters. A number of other layout facilities are provided by the plugboards.

The Ferranti Sirius Computer

Instruction Set

A Sirius word is 40 bits long comprising ten BCD digits. When the decimal digits are interpreted as an instruction they are arranged as shown:

Arrangement of a typical order



Notation

- **N** An address in Store (3 or 4 digits) or a literal number (6 digits)
- F Function digits arranged as ten groups of ten
- A Specifies one of the nine accumulators for arithmetic operations
- B Specifies one of the nine accumulators for address modification
- *n* Contents of N
- a, b Contents of A, B
- n', a' Contents of N, A after the operation
- OVR Overflow indicator
 - \boldsymbol{X}_m Accumulator m

00	a' = a + N	20	a' = 10a + N
01	a' = a - N	21	a' = 10a - N
02	a' = - a - N	22	a' = - 10a - N
03	a' = - a + N	23	a' = - 10a + N
04	a' = N	24	a' = 10a + M.S.D of N
05	$a' = a + 10^4 N$	25	$a' = 10a + 10^4 N$
06	a′=a-10 ⁴ N	26	$a' = 10a - 10^4 N$
07	a'=-a-10 ⁴ N	27	a' = - 10a - 10 ⁴ N
08	$a' = -a + 10^4 N$	28	$a' = -10a + 10^4 N$
09	$a' = 10^4 N$	29	a' = 10a + M.S.D of 10 ⁴ N
10	a' = a + n	30	a' = 10a + n
11	a'=a-n	31	a'= 10a - n
12	a'=-a-n	32	a'= - 10a - n
13	a'=-a+n	33	a' = - 10a + n
14	a'=n	34	a' = 10a + M.S.D of n
15	a' = a + b	35	a' = 10a + b
16	a'=a-b	36	a' = 10a - b

17	a' = - a - b	37	a' = - 10a - b
18	a' = - a + b	38	a' = - 10a + b
19	a' = b	39	a' = 10a + MSD of b in LSD position
	In all the above, if $B = 0$ then the n	umber	on the keyboard is obtained.
			-
40	a' = (a + 5) / 10 Arithmetical shift do	own (ro	unded)
44	a' = a / 10 Arithmetical shift do	own (ur	nrounded)
45	a' = (a + 5) / 10 + L.S.D. of N (round	ded)	
49	a' = a / 10 + L.S.D. of N (unrow	unded)	
50	Dummy	55	Jump to N unconditionally
51	Jump to N if M.S.D of $a \neq 0$	56	Jump to N if M.S.D of $a = 0$
52	Jump to N if $a \neq 0$	57	Jump to N if $a = 0$
53	Jump to N if OVR set	58	Jump to N if OVR clear
54	Jump to N if <i>a</i> < 0	59	Jump to N if $a \ge 0$
	Orders 53 and 5	8 cleai	r the OVR
60	n' = a	70	x_9' = quotient, a' = remainder on
64	<i>n</i> ′ = 0		dividing (<i>a, x</i> ₉) by <i>b</i> . Unsigned
66	a' = a & N	71	a' = TAPE
68	a' = a & 10 ⁴ N	72	(TAPE)' = <i>a</i>
69	$a' = x_1$ and jump to N	73	(TAPE)' = a and $a' = TAPE$
		74	Half-signed multiply
99	Wait	79	$(a, x_9)' = b \times x_9$

Accumulator 1 is the control register and contains the address of the next instruction. Accumulator 0 = 0 when used as B, = keyboard or display when used as A (with some exceptions).

Order 69 is a jump and store link instruction to enter a subroutine.

The operation of all orders is described in detail in "The Ferranti Sirius Computer Programming Manual" together with examples of their use.

Instruction Timing

Instructions 00 - 09, 15 - 29, 35 - 50 and 65 -68 always take three word times once the instruction is about to emerge from the store, and so take 240 microseconds.

Instructions which access the store for an operand (10 - 14, 30 - 34, 60 and 64) may have to wait up to an additional 4mS for the operand to emerge from the store. The programmer may choose to use "optimum programming" principles to reduce that delay.

With Jump orders (51 -59 and 69) 3 word-times are used if the order does not jump. If the jump is successful, then up to 4mS may have to be added to allow the jumped-to instruction to emerge from the store.

Orders which operate the input/output devices will in general be timed by the speed of the devices.

The time for multiplication or division is typically 4 or 8 mS, but can take up to 16mS in worst cases.